Talk:Second Level Address Translation

This is the talk page for discussing improvements to the Second Level Address Translation article.
This is not a forum for general discussion of the article's subject.

Put new text under old text. Click here to start a new topic.
New to Wikipedia? Welcome! Learn to edit; get help.

Article policies

Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL

Computing Low‑importance

	This article is within the scope of WikiProject Computing, a collaborative effort to improve the coverage of computers, computing, and information technology on Wikipedia. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.ComputingWikipedia:WikiProject ComputingTemplate:WikiProject ComputingComputing
Low	This article has been rated as Low-importance on the project's importance scale.
	This article is supported by Computer hardware task force (assessed as Low-importance).

The contents of Extended Page Table was merged into Second Level Address Translation on June 28, 2013. The former page's history now serves to provide attribution for that content in the latter page, and it must not be deleted as long as the latter page exists. For the discussion at that location, see its talk page.

The contents of Rapid Virtualization Indexing was merged into Second Level Address Translation on June 28, 2013. The former page's history now serves to provide attribution for that content in the latter page, and it must not be deleted as long as the latter page exists. For the discussion at that location, see its talk page.

Other processors?

Is this article about the general idea, or just about the Intel implementation? It's not as though Intel architecture processors are the only ones to offer the functionality. IBM mainframes had the Shadow Table Bypass Assist 40 years ago. Philip Trueman (talk) 15:01, 7 January 2020 (UTC)[reply]